Overcoming 112G SerDes Signal Integrity Challenges

Recovering clock and data from a chip-to-chip 112G signal is a major challenge - traversing two PCBs through two sets of packages, PCB traces, and connectors, and then traveling through a cable or backplane. How do you ensure high signal integrity and low BER? Find out in this white paper.



Download
Click 'Sign in' above to use your Design News Direct Profile information. Don't have a Design News Direct Profile? Register Now.
 
Close
DOWNLOAD FILE
* sorry this is a required field
 
 

Cadence Design Systems

T: (408) 943-1234
F: (408) 428-5001

Address
2655 Seely Avenue
San Jose, CA
95134
United States
View map

Company Categories

CAE Analysis Software